

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
27 December 2002 (27.12.2002)

PCT

(10) International Publication Number  
**WO 02/104083 A2**

(51) International Patent Classification<sup>7</sup>: **H05B 41/00**

(21) International Application Number: PCT/JP02/05958

(22) International Filing Date: 14 June 2002 (14.06.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
09/880,822 15 June 2001 (15.06.2001) US

(71) Applicant: **MATSUSHITA ELECTRIC WORKS, LTD.** [JP/JP]; 1048, Oaza-Kadoma, Kadoma-shi, Osaka 571-8686 (JP).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SI, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**


— without international search report and to be republished upon receipt of that report

(72) Inventor: **SUN, Yiyong**; 26 Holly Lane, Beverly, MA 01915 (US).

(74) Agents: **AOYAMA, Tamotsu** et al.; AOYAMA & PARTNERS, IMP Building, 3-7, Shiromi 1-chome, Chuo-ku, Osaka-shi, Osaka 540-0001 (JP).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **APPARATUS AND METHOD FOR DRIVING A HIGH INTENSITY DISCHARGE LAMP**



(57) Abstract: An inverter circuit (1) that drives a lamp (LAMP), includes a buck filter network (L1 and C1), an ignition network including at least an ignition capacitive device (C2), a bridge circuit including at least one pair of switching devices (Q1 and Q4, Q2 and Q3), and a controller (CTRL) that controls an ON time and an OFF time of each switching devices (Q1-Q4) to effect a polarity transition of at least one of a lamp voltage and a lamp current. The controller (CTRL) controls a length of a dead time such that the dead time ends just before the polarity transition.

WO 02/104083 A2

BEST AVAILABLE COPY

## DESCRIPTION

APPARATUS AND METHOD FOR DRIVING  
A HIGH INTENSITY DISCHARGE LAMP

5

## Technical Field

The present invention relates to a circuit arrangement and controller that generates a high frequency resonant ignition voltage to ignite a high intensity discharge (HID) lamp, to maintain a low frequency square wave lamp current while spikes are superimposed on the low frequency square wave lamp current within an envelope of the low frequency square wave lamp current, to reduce stresses on switching devices during a polarity transition of the lamp voltage or lamp current when the HID lamp is being extinguished, and to improve a lamp glow-to-arc transition by applying an imbalanced high frequency current after a lamp breakdown.

---

## 20 Background Art

Two distinctly different methods exist to ignite an electronic high intensity discharge (HID) lamp. In a first method, the lamp is ignited using a pulsed method. In a second method, the lamp is ignited using a resonant method. Because of safety concerns associated with a peak

25

magnitude of an ignition voltage, the resonant method, which requires a voltage having a smaller peak magnitude (in comparison with the pulsed method), remains the preferred technique for use in electronic high intensity  
5 discharge (HID) lamp ballasts.

Two distinctively different methods of operating the lamp after ignition are employed with electronic high intensity discharge lamp ballasts. In a first method, the lamp is operated at a high frequency range of, for example,  
10 several tens of kilohertz. In a second method, the lamp is operated at a low frequency range of, for example, several hundreds of hertz. Because of acoustic resonance problems associated with operating the lamp in the high frequency range, it is preferable to operate the lamp at the low  
15 frequency range.

Figs. 8 and 9 illustrate two approaches for generating a high frequency voltage with sufficient energy to ignite the lamp and to run the lamp in a low frequency operation. In Fig. 8, a discharge lamp driving circuit  
20 includes a combined chopper and high frequency inverter. Depending upon the control scheme implemented with switches Q1 to Q4, this configuration can serve many design purposes.

U.S. Patent 4,912,374 describes one such implementation. It is well known that HID lamps may  
25 exhibit an acoustic resonance when it is operated at a high

frequency. U.S. Patent 4,912,374 discloses a method that reduces the acoustic resonance problem by interrupting the high frequency current with a smoothed DC current. Buck inductor L1 and buck filter capacitor C1 form a buck resonant network. Transformer T and ignition capacitor C2 form an inverting resonant network. If semiconductor switches, such as, for example, a pair of transistor switching devices Q1 and Q4 and a pair of transistor switching devices Q2 and Q3 are complementarily switched at a high frequency rate, two high frequency AC currents will flow through the lamp. A first high frequency AC current will flow through the capacitor C1 and the inductor L1. A second high frequency AC current will flow through the ignition capacitor C2 and the transformer T.

As a result, a loop current is formed between the buck filter capacitor C1, the transformer T, and the lamp. In a chopper (or buck) configuration, switch Q1 is ON and switches Q2 and Q3 are completely OFF while switch Q4 is switched at a high frequency rate. As a result, a DC current flows through the lamp from left to right (of the circuit) during this period. When switches Q1 and Q2 change state (e.g., the operation state of switch Q1 changes from ON to OFF and the operation state of switch Q2 changes from OFF to ON), the voltage at the junction of switches Q1 and Q2 changes from HIGH to LOW within a very

brief period of time, such as, for example, a couple of hundred nanoseconds. This rapid (sudden) voltage change causes a spike current to flow out of the ignition capacitor C2 and in the lamp from the left to the right.

5 The spike current flows in the buck filter capacitor C1 from right to left and back to the junction of switches Q1 and Q2.

Note that the direction of the spike current is the same as the direction of a DC lamp current. When

10 switch Q3 is switched at a high frequency rate, switch Q2 is ON and switches Q1 and Q4 are completely OFF. Thus, a DC current flows from right to left through the lamp during this period. When switch Q2 changes from an ON state to an

15 OFF state and switch Q1 changes from an OFF state to an ON state, the voltage at the junction of switches Q1 and Q2 changes from LOW to HIGH within a couple of hundred nanoseconds. This rapid (sudden) change on voltage causes a

---

spike current to flow in the lamp from right to left and into the ignition capacitor C2. The spike current flows in

20 the buck filter capacitor C1 from left to right. The spike current has the same direction as the DC lamp current. Unfortunately, in both cases, the spike current re-enforces the DC lamp current, causing the instantaneous lamp current at the spike to be higher than the average DC current. In

25 the case where only a DC current (e.g., low frequency

square wave current) is applied to the lamp during a normal operation, the spike current is higher than an envelope of the low frequency square wave current. This is not desirable.

5           A more detailed explanation on how the circuit behaves during the polarity transition of the lamp voltage or lamp current will now be provided. Generally, during the transition, the four switches Q1 to Q4 operate as shown in Fig. 10. During a first half cycle, a pair of switching  
10   devices Q1 and Q4 is active. At the end of the first half cycle, all switches are turned OFF at time  $t$  which equals  $t_1$  to avoid cross conduction. Then, a so-called "dead time" begins, during which time there is no electrical conduction. After the dead time (e.g., when time  $t$  which  
15   equals  $t_2$ ), a pair of switching devices Q2 and Q3 become active. The lamp current reverses its polarity and flows in the opposite direction, as compared with the first half  
cycle of a pair of switching devices Q1 and Q4. Because of the switching at time  $t$  which equals  $t_1$ , the voltage at the  
20   junction of switching devices Q1 and Q2 suddenly goes from being substantially equal to bus voltage  $V_1$ , to either float or become substantially equal to a negative rail voltage, to continue "free-wheeling". Unfortunately, this instantaneous change in voltage causes a spike current to  
25   flow through the ignition capacitor C2 and the lamp in the

same direction as the low frequency square wave current.

Fig. 9 illustrates a modification of U.S. Patent 4,912,374. According to this circuit, switch Q5 and diode D5 are added, so that the lamp current exhibits a clean square wave. Switch (e.g., MOSFET) Q5 is turned (switched) OFF after the lamp is ignited, or whenever the high frequency current is not needed for the operation of the lamp. When switch Q5 is switched OFF, the ignition capacitor C2, is electrically disconnected from the circuit. Thus, no current flows through the ignition capacitor C2, due to the switching of a pair of switching devices Q1 and Q2. Diode D5 functions to prevent any voltage overshoot during the switching of switch (MOSFET) Q5.

Unfortunately, modifying the circuit of U.S. Patent 4,912,374 to include the MOSFET Q5, the diode D5, and a driving circuitry required to drive switch Q5 increases the complexity of the lamp driving circuit.

---

Further, the inclusion of these additional components increases manufacturing costs.

The lamp voltage (or lamp current) may be sensed to detect a light dropout during a normal operation. If the lamp voltage exceeds a predetermined maximum voltage for the lamp to operate normally, the lamp is determined to have dropped out (e.g., light from the lamp is extinguished). The controller is then quickly switched

from a (normal) operating mode to a starting (ignition) mode to re-ignite the lamp. The transition from the operating mode to the starting mode usually requires at least one low frequency cycle. Any time duration less than  
5 approximately one low frequency cycle could result in a false lamp dropout detection.

An analysis of the circuit operation will now be provided, with reference to Figs. 8 and 11. Assume that the lamp is extinguished when the pair of switching devices  
10 Q2 and Q3 is active after the duty cycle is determined. The lamp voltage stays the same for the pair of switching devices Q2 and Q3 until the end of the half cycle. During the next half cycle, a pair of switching devices Q1 and Q4 becomes active. Since the lamp has dropped out (e.g., been  
15 extinguished) and there is no current flowing, a pair of switching devices Q1 and Q4 stays ON for the entire half cycle. As a result, the buck filter capacitor C1 is fully charged to become substantially equal to the bus voltage V1.

At the completion of this half cycle, another  
20 half cycle starts, in which a pair of switching devices Q2 and Q3 is turned ON. The voltage across the buck inductor L1 is substantially equal to twice the bus voltage V1 because of the voltage on the buck filter capacitor C1. The current in the buck inductor L1 rises linearly in a  
25 very short period of time to a predetermined limit. As a



result, switch Q3 turns OFF while switch Q2 remains ON. The current in the buck inductor L1 freewheels through an internal diode (not shown) of switch Q4, causing the entire buck filter voltage to be dropped across the buck inductor L1. The polarity of this voltage is the same as when switch Q3 is ON. Thus, the current in the buck inductor L1 continues to rise while the voltage on the buck filter capacitor C1 slowly drops (decreases). Eventually, the buck inductor L1 saturates, causing a large freewheeling current. It should be noted that switches Q1 through Q4 should be selected so as to be strong enough to handle the current without any characteristic degradation.

#### Disclosure of the Invention

The present invention overcomes the drawbacks discussed above, in which the spike lamp current superimposed on the low frequency square wave lamp current is higher than an envelope of the low frequency square wave lamp current. The present invention reduces the high current stress that would otherwise be imposed on the semiconductor switches during the lamp current (or voltage) polarity transition, especially when the lamp has just been extinguished, and the insufficient electrode heating during starting after lamp breakdown by a high frequency current.

Accordingly, an object of the present invention

is to provide a smooth low frequency square wave lamp current during a normal operating mode, even if a spike current is superimposed on the low frequency square wave lamp current. Any spike current superimposed on the low frequency square wave lamp current will be within an envelope of the low frequency square wave lamp current, so that the spike current does not change the characteristics of the low frequency square wave lamp current.

Another object of the present invention is to reduce current stresses imposed on semiconductor switches during a polarity transition (change) of the lamp voltage (or lamp current) after the lamp extinguishes. According to the instant invention, when the lamp extinguishes, part of the energy stored in the buck filter capacitor C1 is released to the DC bus line, reducing electrical stresses on the various electrical components.

Another object of the present invention is that, during a starting (ignition) mode after the lamp breaks down, an imbalanced high frequency current is supplied to the lamp. The net imbalance of the high frequency lamp current is a DC current that increases the RMS current of the lamp that helps the lamp pass a glow-to-arc transition.

According to an object of the present invention, an inverter circuit that drives a lamp includes a buck filter network; an ignition network including at least an

ignition capacitive device; a bridge circuit including at least one pair of switching devices; and a controller. The controller controls an ON time and an OFF time of each switching device, so as to effect a polarity transition of  
5 at least one of a lamp voltage and a lamp current. The controller also inserts a predetermined dead time delay before the polarity transition, that is, controls a length of a dead time such that the dead time ends just before the polarity transition. The bridge circuit may be a full  
10 bridge circuit.

According to an advantage of the invention, the predetermined dead time delay or the dead time length may be variable, and, for example, may be varied in accordance with a generated load voltage.

15 According to another advantage of the invention, a lookup table is used to store data related to a length of time of the dead time delay or the dead time length. The predetermined dead time delay or the dead time length  
operates to minimize a lamp current spike during the  
20 polarity transition by ensuring that the spike superimposed on the lamp current is smaller than an envelope of a square wave low frequency lamp current.

A further object of the present invention pertains to an inverter circuit that drives a lamp that  
25 includes a buck filter network with a capacitance device,

such as, for example, a capacitor; and at least one pair of switching devices that has a predetermined duty cycle. The at least one pair of switching devices is turned ON and OFF in accordance with a load voltage applied to the inverter circuit for several high frequency cycles at a beginning of a low frequency half cycle.

In particular, the predetermined duty cycle may be set in accordance with a load voltage generated by the inverter circuit. Further, the predetermined duty cycle may be varied in accordance with the load voltage.

An advantage of the invention resides in that at least one pair of switching devices is turned ON and OFF for several high frequency cycles at a beginning of a low frequency half cycle to discharge an energy stored in a buck filter energy storage device of the buck filter network. In particular, the energy stored in the buck filter energy storage device may be discharged to a DC voltage source, such that a voltage on the buck filter energy storage device is approximately equal to zero at a start of a half cycle.

A still further object of the invention pertains to a method for driving a lamp, comprising using an ignition network to ignite a lamp; using a buck filter network to drive the lamp after the lamp is ignited; and controlling at least one pair of switching devices to have

a predetermined duty cycle, wherein the at least one pair of switching devices is turned ON and OFF in accordance with a load voltage for several high frequency cycles at a beginning of a low frequency half cycle.

5           The predetermined duty cycle may be set in accordance with a load voltage. Accordingly, the predetermined duty cycle may be varied in accordance with the load voltage.

          According to an advantage of the present method,  
10   the at least one pair of switching devices is turned ON and OFF for several high frequency cycles at a beginning of a low frequency half cycle to discharge an energy stored in a buck filter energy storage device of the buck filter network. Further, the energy stored in the buck filter  
15   energy storage device may be discharged to a DC voltage source, such that a voltage on the buck filter energy storage device is approximately equal to zero at a start of  
a half cycle.

---

## 20   BRIEF DESCRIPTION OF THE DRAWINGS

          The foregoing and other objects, features, and advantages of the invention will be apparent from the following embodiment as illustrated in the accompanying drawings, in which reference characters refer to the same  
25   parts throughout the various views, and wherein:

Fig. 1 illustrates a basic schematic diagram in accordance with the present invention;

Figs. 2A to 2C illustrate various waveforms of an imbalanced high frequency lamp current and a driving source during a starting (ignition) mode;

Fig. 3 illustrates a superimposed current spike that is hidden within an envelope of a square wave current associated with the present invention;

Fig. 4 illustrates a flow chart for a 'spike hiding' scheme implemented by the present invention;

Figs. 5A and 5B show switch timing diagrams for discharging energy stored in a buck capacitor during a phase transition after a lamp is extinguished during a normal operating mode;

Fig. 6 and Figs. 7A and 7B illustrate flow charts for discharging energy stored in the buck capacitor of the present invention when the lamp is extinguished;

Fig. 8 illustrates a prior art electronic high intensity discharge lamp control circuit;

Fig. 9 illustrates a modification of the control circuit of Fig. 8;

Fig. 10 illustrate sample waveforms produced by a prior art full wave control circuit;

Fig. 11 illustrates a switch timing diagram for a prior art control circuit;

Fig. 12 illustrates a diagram of a high intensity discharge lamp driving and control circuit according to the present invention; and

Fig. 13 illustrates waveforms produced by a 70 Watt high intensity discharge lamp driven by the circuit of the present invention, in which a spike current occurs at a zero crossing due to a dead time delay.

#### Best Mode for Carrying Out the Invention

Fig. 1 illustrates a lamp driving circuit 1 in accordance with the present invention. Fig. 12 illustrates an alternative driving circuit in accordance with the present invention. As shown in Fig. 1, the lamp driving circuit 1 comprises an inductive device L1, a first energy storage device C1, a second energy storage device C2, an inductive element T, a sensing device Rs, a plurality of switching devices Q1 to Q4, a high intensity discharge (HID) lamp LAMP, and a controller CTRL.

In the disclosed embodiment, the inductive device L1 comprises, for example, a buck filter inductor; the first energy storage device C1 comprises, for example, a buck filter capacitor; the second energy storage device C2 comprises, for example, an ignition capacitor; the sensing device Rs comprises, for example, a sensing resistor; and switching devices Q1 to Q4 comprise, for example,

semiconductor switches, such as, metal oxide semiconductor field effect transistors (MOSFETs) having an internal diode connected between its drain and source terminals. However, it is understood that equivalent elements may be substituted for the disclosed elements, and that variations may be made without departing from the spirit and/or scope of the instant invention.

Buck filter inductor L1 and buck filter capacitor C1 form a chopper (buck) filter network, while inductive element T and ignition capacitor C2 form a high frequency inverting resonant network (also referred to as an ignition network).

During a starting (ignition) operation, the ignition network formed by the inductive element T and capacitor C2 is energized by a frequency and duty cycle varying source formed by the application of a voltage  $V_{bus}$  that is supplied to the controller CTRLR and switched by switching devices Q1 and Q2. By controlling the ON and OFF duty time (cycle time) of switching devices Q1 and Q2, the frequency and/or the duty cycle in each frequency cycle is swept from a predetermined high frequency of, for example, approximately 200 kHz, to a predetermined low frequency of, for example, approximately 100 kHz. Thus, the resonant frequency of the ignition network is within the boundary from approximately 100 kHz to approximately 200 kHz.



Generally speaking, in order to generate an ignition voltage having a magnitude sufficient to cause a lamp breakdown requires that the operating frequency be swept either from the predetermined high frequency to the  
5 predetermined low frequency, or from the predetermined low frequency to the predetermined high frequency, toward a desired ignition voltage.

In the present invention, the duty cycle for switch Q1 is selected (designed) to be different from the  
10 duty cycle for switch Q2. This duty cycle difference creates a net DC component to drive the ignition network in addition to the AC component. Since a gain for a DC signal is zero to any resonant network, there is no effect on the ignition peak voltage, due to the imbalance of the duty  
15 cycle of the driving source. Thus, the effective DC voltage from the driving source is entirely dropped across capacitor C2. However, it is understood that the instant  
invention is equally applicable to the situation in which the duty cycle for switches Q1 and Q2 are substantially  
20 equal.

During the starting operation (e.g., igniting of the HID lamp), switches Q3 and Q4 are switched in-phase with switches Q2 and Q1, respectively. The chopper (buck) filter network is energized by the imbalanced driving  
25 source as is the ignition network. If a pair of switching

devices Q1 and Q4 has a longer duty cycle than a pair of switching devices Q2 and Q3, a positive net DC voltage  $V_{cl+}$  across buck filter capacitor C1 will have a positive potential (+) towards its left side (e.g., the side of capacitor C1 electrically connected to switch Q1) and a negative potential (-) toward its right side (e.g., the side of capacitor C1 electrically connected to inductor L1), as shown in Fig. 1.

On the other hand, if a pair of switching devices Q2 and Q3 has a longer duty cycle than a pair of switching devices Q1 and Q4, a negative net DC voltage  $V_{cl-}$  develops across buck filter capacitor C1 with a negative potential (-) towards its left side (e.g., the side of capacitor C1 electrically connected to switch Q1) and a positive potential (+) towards its right side (e.g., the side of capacitor C1 electrically connected to inductor L1), as shown in Fig. 1.

---

Referring to Fig. 1, when inductor L1 is selected to have a value of approximately  $670 \mu\text{H}$ , and capacitor C1 is selected to have a value of approximately  $0.22 \mu\text{F}$ , the buck resonant network exhibits a resonant frequency of approximately 13 kHz, which is much lower than the sweeping frequencies of approximately 100 kHz to approximately 200 kHz, as discussed above. Thus, there is little (if any) resonant voltage generated across inductor L1 or capacitor

C1 before the lamp breaks down.

After the lamp breaks down during the starting operation, the lamp current flows through the pair of switching devices Q1 and Q4 during one half of a high frequency cycle and through the pair of switching devices Q2 and Q3 during another half of the high frequency cycle. The high frequency lamp current is small due to the fact that the inductor L1, the capacitor C1, the inductive element T, and the HID lamp LAMP form a low pass network having a corner frequency that is much lower than the above-noted sweeping frequencies. The high frequency lamp current is additionally small due to the fact that the duty cycle cannot be used to adjust it (e.g., the duty cycle is used to adjust the peak ignition voltage).

The value of the net DC current depends upon the difference in the current flow (controlled by the pair of switching devices Q1 and Q4 and the pair of switching devices Q2 and Q3) that flows through the inductor L1, the inductive element T, and the HID lamp LAMP, which is determined in accordance with the duty cycle of the pair of switching devices Q1 and Q4 and the pair of switching devices Q2 and Q3. The magnitude of the net DC current of the lamp is a function of:

- i) the difference in the duty cycle which generates the net DC voltage on buck filter capacitor C1;

- ii) the lamp voltage after breakdown; and
- iii) the parasitic resistance in series with the lamp.

Simulated waveforms are shown in Figs. 2A to 2C. Fig. 2A illustrates waveforms supplied to the gates of the pair of switching devices Q1 and Q4, and the pair of switching devices Q2 and Q3. Fig. 2B illustrate waveforms of driving source voltage between V(1) and V(2) for the output networks and the lamp. Fig. 2C illustrates a current flow in the HID lamp, in which the pair of switching devices Q1 and Q4 is turned ON for approximately 2  $\mu$ S, while the pair of switching devices Q2 and Q3 is turned ON for approximately 1  $\mu$ S. This results in a net imbalance of approximately 1  $\mu$ S over a period of 7  $\mu$ S. As shown in Fig. 2C, the net average current is positive.

From the viewpoint of starting (igniting) the HID lamp, a reasonable amount of current (either a high frequency current or a low frequency current) is needed to flow through the lamp after it breaks down. It is noted that with a same peak-to-peak current, the RMS value is higher with a DC bias than without the DC bias. It is further noted that the reasonable amount of RMS current helps the lamp electrode warm up and aids in a glow-to-arc transition.

After the lamp is ignited (started), the controller CTRLR of the lamp drive circuit (electronic ballast) 1 switches to a normal operating mode, in which

switches Q1 and Q2 are operated at a selected low frequency of, for example, approximately 170 Hz, and switches Q3 and Q4 are operated at a selected high frequency of, for example, approximately 50 kHz. It is noted that voltage  
5 V(1) at the junction of switches Q1 and Q2 is HIGH when switch Q1 is ON, and is LOW when switch Q2 is ON. Further, during a HIGH voltage to LOW voltage transition (or a LOW voltage to HIGH voltage transition), which occurs at the polarity transition of the lamp voltage (or lamp current),  
10 a charge (or discharge) current flows through the ignition capacitor C2.

A detailed explanation will now be provided with reference to Figs. 1 and 3. During a normal operation, the resonant frequency of the chopper network formed by  
15 capacitor C1 and inductor L1 is lower than the operating high frequency of approximately 50kHz. The resonant frequency of the inverter (ignition) network, formed by  
ignition capacitor C2 and inductive element T, is higher  
than the high frequency of approximately 50 kHz in the  
20 normal operation. The voltage across the buck filter capacitor C1 may be considered to be constant during one high frequency cycle. The voltage across the inductive element T may be considered to be substantially equal to zero during one high frequency cycle. Lamp voltage VL may  
25 be considered to be substantially equal to the voltage

across the buck filter capacitor C1. A voltage at point C (e.g., the point where one lead of the ignition capacitor C2 is connected to the inductive element T in Fig. 1) is substantially equal to  $V(1)$ .

5           At time  $t$  which equals 0, the pair of switching devices Q1 and Q4 are ON and the pair of switching devices Q2 and Q3 are OFF. A chopper current  $I(L1)$ , or a sensing resistor voltage  $V(Rs)$ , ramps up and reaches a predetermined peak level. At this point, switch Q4 turns  
10 OFF while switch Q1 remains ON. A free-wheeling current starts to flow through the buck filter inductor L1, the buck filter capacitor C1, the HID lamp LAMP, and the internal diode of switches Q1 and Q3 (not shown), until time  $t$  becomes equal to  $t1$ . At time  $t$  which equals  $t1$ ,  
15 switch Q1 remains ON, but the free-wheeling current becomes substantially equal to zero.  $V(1)$  is HIGH until time  $t$  equals  $t2$ .

---

At time  $t$  which equals  $t2$ , switch Q1 turns OFF, the pair of switching devices Q2 and Q3 goes active, and a  
20 new half cycle is initiated. From time  $t1$  to time  $t2$ , the lamp current decays toward zero. At time  $t2$ ,  $V(1)$  switches from HIGH to LOW. A capacitive current flows through the HID lamp and the ignition capacitor C2. This capacitive current is superimposed on the lamp current near its zero  
25 crossing point. The peak of the spike which results from a

superimposition of the capacitive current on the lamp current is less than the envelope of the square wave lamp current (or, the maximum value of the square wave lamp current), and does not adversely affect the operation of the HID lamp.

As described above, in this embodiment, a length of the dead time is controlled so that a peak value of the spike current superimposed on the load current does not exceed the envelope of the square wave lamp current. More particularly, a dead time delay is provided, that is, an end timing of the dead time is delayed, such that the spike current proximate the zero crossing point of the lamp current  $I_l$  occurs, as shown in Fig. 3, because a timing of occurrence of the spike current depends on the end timing of the dead time.

An example of a procedure for performing the above-discussed spike hiding algorithm is shown in Fig. 4.

---

In the disclosed example, power is applied to the ballast and control enters a starting mode (step S1). A normal operation starts (step S2) from a first half cycle of the low frequency operation, in which the pair of switching devices Q2 and Q3 is the active half cycle. The load (lamp) voltage  $V_L$  is read in step S2 and compared (step S3) with a maximum load voltage  $V_{max}$ . If the lamp voltage  $V_L$  is greater than the maximum load voltage  $V_{max}$ , the lamp is

extinguished (or, alternatively, there is no load), in which event, processing returns (step S4) to step S1.

On the other hand, if the load (lamp) voltage  $V_L$  is less than the maximum load voltage  $V_{max}$ , the load is  
5 determined to be normal (step S5). After the first half cycle ends, a look-up table T1 is examined to determine a dead time delay or a length of the dead time related to the actual load voltage (step S6). It is noted that the higher the actual load (lamp) voltage, the larger the load  
10 impedance (e.g., resistance of the lamp). Further, the larger the load impedance, the longer it takes to discharge the buck filter capacitor C1 to substantially zero volts. Thus, as the load impedance increases, a longer dead time delay is required before the pair of switching devices Q1  
15 and Q4 is turned ON.

After the dead time is determined, set from the look-up table T1, and elapsed (step S7), the pair of switching devices Q1 and Q4 is made active, and the load (lamp) voltage  $V_L$  is re-read (step S8). The procedure from  
20 this point (steps S10 to S13) is the same as above with respect to the active half cycle of the pair of switching devices Q2 and Q3, except that a new delay value from the lookup table T1 may be used.

Fig. 13 shows the actual dead time delay for a 70  
25 watt HID lamp at a lamp voltage  $V_L$  equal to approximately



90 volts. The time from point A to point B in Fig. 13 represents a dead time delay of approximately 60 microseconds. With this dead time delay, a spike current is superimposed on the lamp current proximate the zero crossing point. As shown in Fig. 13, the peak value of the spike current resulting from the superimposition on the lamp current is less than a square waveform envelope of the lamp current (or the maximum value of the lamp current).

During a normal operating mode after the lamp is started (ignited), the lamp may extinguish (e.g., go out) at any time due to various reasons, such as, but not limited to, for example, the age of the HID lamp LAMP and/or a broken electrical connection.

Figs. 5A and 5B illustrate detailed waveforms of the electronic ballast during the normal mode of operation. Fig. 6 illustrates an alternative of the schematic diagram of Fig. 1 of the present invention, in which the high frequency inverting resonant network is not necessary.

When the electronic ballast (lamp drive circuit) senses no current in the pair of switching devices Q2 and Q3, the active half cycle of the pair of switching devices Q2 and Q3 remains ON, while the pair of switching devices Q1 and Q4 remains OFF for one half of a low frequency cycle. The buck filter capacitor C1 is fully charged with the high potential (e.g., +) of the net DC voltage Vcl being on the

side that connects to the buck inductor L1, and its low potential (e.g., -) being on the side that connects to the junction of switch devices Q1 and Q2. At the end of the first half cycle, the pair of switching devices Q2 and Q3  
5 turns OFF. After the elapse of the appropriate dead time in which all switches are OFF, switches Q1 and Q4 turn ON. At this point, there is no discharge path for the energy stored in the buck filter capacitor C1 during the first half cycle and during the dead time. Thus, the buck  
10 filter capacitor C1 is fully charged at the beginning of the second half cycle (with its voltage being substantially equal to the bus voltage).

The pair of switching devices Q1 and Q4 turns ON for a brief period of time (e.g., a time period equal to,  
15 but not limited to, for example, a couple of micro-seconds). When this occurs, the voltage in the buck filter capacitor C1 is slightly reduced, and the current in the buck filter inductor L1 is established to, for example, a couple of  
amps. Then, the pair of switching devices Q1 and Q4 turns  
20 OFF. However, the current in the buck filter inductor L1 remains. The rate of charge follows the equation:

$$\Delta I / \Delta t = (V_{\text{bus}} - V(C1)) / L1 ,$$

where:

$\Delta I / \Delta t$  equals the rate of charge over time;

25  $V_{\text{bus}}$  equals the bus line voltage;

$V(C1)$  equals the voltage stored in buck filter capacitor  $C1$ ; and

$L1$  equals the value (in micro-henries) of the buck filter inductor.

5           The current flows through the internal diode of switching device  $Q2$  (not shown), the internal diode of switching device  $Q3$  (not shown), the buck filter capacitor  $C1$ , the buck filter inductor  $L1$ , and voltage  $V_{bus}$ .

10           A portion of the energy stored in the buck filter capacitor  $C1$  is fed back into the bus line. The pair of switching devices  $Q1$  and  $Q4$  turns OFF for a few micro-seconds when the buck filter inductor  $L1$  current approaches zero, after which the pair of switching devices  $Q1$  and  $Q4$  turns ON again for another predetermined period of time,  
15   such as, but not limited to, for example, a couple of micro-seconds, so as to further discharge a voltage  $V(C1)$  stored in the buck filter capacitor  $C1$ . After the elapse  
of the another predetermined period of time, the pair of switching devices  $Q1$  and  $Q4$  turns OFF, and the energy  
20   stored in capacitor  $C1$  is released to the bus line, so that the voltage  $V(C1)$  is decreased. During the next active half cycle, the pair of switching devices  $Q2$  and  $Q3$  is active. The operation of the pair of switching devices  $Q2$  and  $Q3$  is the same as with respect to the pair of switching  
25   devices  $Q1$  and  $Q4$  discussed above, except that the pair of

switching devices Q2 and Q3 are turned ON and OFF for several cycles. It is also noted that the control can be applied to not only a full bridge circuit, but also to a half-bridge circuit, where switches Q1 and Q2 can be replaced by two capacitive elements.

It is noted that the gradual discharging of the buck filter capacitor C1 at the beginning of a half cycle significantly reduces current stresses on the semiconductor switches Q1 to Q4, especially when the lamp is OFF and the voltage of the buck filter capacitor C1 is large. It is also noted that the control can be applied not only to a full bridge configuration but also to a half bridge configuration where Q1 and Q2 can be replaced by two capacitive elements.

An example of the above-discussed algorithm is illustrated in Figs. 6, 7A and 7B, to be described below.

Power is applied to the control circuit, and control enters a starting mode (step S100). A normal operation starts with a determination of whether the load (lamp) voltage VL is greater than a maximum load voltage Vmax on a last cycle (step S102). If the lamp voltage VL is greater than the maximum load voltage Vmax, a subroutine (step S104; to be described below with respect to Fig. 7B) is performed to discharge the buck filter capacitor C1.

Thereafter, the pair of switching devices Q2 and

Q3 is made active, and the lamp voltage VL is re-read (step S106). The re-read voltage is compared to the maximum load (lamp) voltage Vmax (step S108). If the lamp voltage VL exceeds the maximum load voltage Vmax, processing proceeds to step S110, where it is determined whether the HID lamp was lit. Alternatively, if it is determined at step S108 that the load voltage VL is less than or equal to the maximum load voltage Vmax, processing skips steps S110 and S112, and proceeds to step S116.

10           If it is determined at step S110 that the HID lamp was lit, processing proceeds to step S112 to determine whether the re-read voltage exceeds the maximum load (lamp) voltage Vmax during the last cycle (step S112). If the determination is affirmative, processing proceeds to step 15 S114 to perform a routine (to be described in detail with respect to Fig. 7A) to discharge capacitor C1 while the pair of switching devices Q2 and Q3 is active, after which, processing returns to step S100. Alternatively, if the determination at step S112 is negative, the load is 20 determined to be normal, and the dead time delay related to the actual load voltage (step S118) is obtained. At this point, the active half cycle for the pair of switching devices Q2 and Q3 is completed.

          Thereafter, the active half cycle for the pair of 25 switching devices Q1 and Q4 begins, with the execution of

step S120. Steps S120 to S136 correspond to steps S102 to S118, and hence, a detailed description thereof is omitted. However, it is noted that the processes performed at steps S122 and S132 are reversed from the processes described at steps S104 and S114. Specifically, the process performed at step S122 corresponds to the process described at step S114, while the process performed at step S132 corresponds to the process described at step S104.

The subroutine for discharging capacitor C1 during the active half cycle of the pair of switching devices Q1 and Q4 (steps S104 and S132) is illustrated in Fig. 7B. At step S200, the pair of switching devices Q1 and Q4 is turned ON for a predetermined period of time, such as, for example, a few micro-seconds. At time t2, the pair of switching devices is turned OFF (step S202) for a certain period of time, such as, for example, a couple of micro-seconds, and the voltage of the buck filter capacitor C1 is examined (step S204). If it is determined that the voltage of capacitor C1 is LOW, enough energy in the buck filter capacitor C1 has been dumped through free-wheeling (step S206), completing the subroutine. However, if the voltage on capacitor C1 is not LOW, processing returns to step S200 to repeat the subroutine, dumping energy in the buck filter capacitor C1 to the bus through free-wheeling.

The subroutine for discharging capacitor C1

during an active half cycle of the pair of switching devices Q2 and Q3 (steps S114 and S122) is illustrated in Fig. 7A. Steps S300 to S306 of this subroutine are essentially the same as described above with respect to  
5 steps S200 to S206. Thus, a detailed explanation of this subroutine is omitted herein.

By the above process, the semiconductor switches are subjected to reduced electrical stresses, thus prolonging the life of the electrical components.

10 The foregoing discussion has been provided merely for the purpose of explanation and is in no way to be construed as limiting of the present invention. While the present invention has been described with reference to exemplary embodiments, it is understood that the words  
15 which have been used herein are words of description and illustration, rather than words of limitation. Changes may be made, within the purview of the appended claims, as presently stated and as amended, without departing from the scope and spirit of the present invention in its aspects.

20 Although the present invention has been described herein with reference to particular means, materials and embodiments, the present invention is not intended to be limited to the particulars disclosed herein; rather, the present invention extends to all functionally equivalent  
25 structures, methods and uses, such as are within the scope

of the appended claims. The methods described herein may  
comprise dedicated hardware or software implementations.  
Further, it is understood that the invention may be  
implemented in software using techniques (programming)  
5 other than described herein.

---



## CLAIMS

1. An inverter circuit that drives a lamp, comprising:
  - 5 a buck filter network;
  - an ignition network including at least an ignition capacitive device;
  - a bridge circuit including at least one pair of switching devices; and
  - 10 a controller that controls an ON time and an OFF time of each switching devices to effect a polarity transition of at least one of a lamp voltage and a lamp current,
  - wherein said controller controls a length of a
  - 15 dead time such that the dead time ends just before the polarity transition.
2. The inverter circuit of claim 1, wherein said
- length of the dead time is variable.
3. The inverter circuit of claim 2, wherein said
- 20 length of the dead time varies in accordance with a load voltage generated by said inverter circuit.
4. The inverter circuit of claim 1, wherein the length of the dead time is stored in a lookup table.
5. The inverter circuit of claim 1, wherein said
- 25 length of the dead time operates to minimize a peak value

of a lamp current spike superimposed on a lamp current during said polarity transition by ensuring that said at least one of said lamp voltage spike and said lamp current spike is smaller than an envelope of a square wave low frequency lamp current.

5           6.           The inverter circuit of claim 1, wherein said bridge circuit comprises a full bridge circuit.

7.           An inverter circuit that drives a lamp, comprising:

10                   a buck filter network; and

                  at least one pair of switching devices having a predetermined duty cycle,

                  wherein said at least one pair of switching devices is turned ON and OFF in accordance with a load voltage generated by said inverter circuit for several high frequency cycles at a beginning of a low frequency half cycle.

---

20           8.           The inverter circuit of claim 7, wherein said predetermined duty cycle of said at least one pair of switching devices is set in accordance with a load voltage generated by said inverter circuit.

                  9.           The inverter circuit of claim 7, wherein said predetermined duty cycle of said at least one pair of switching devices is varied in accordance with a load voltage generated by said inverter circuit.

10. The inverter circuit of claim 7, wherein said at least one pair of switching devices is turned ON and OFF for several high frequency cycles at a beginning of a low frequency half cycle to discharge an energy stored in a buck filter energy storage device of said buck filter network.

11. The inverter circuit of claim 10, wherein said energy stored in said buck filter energy storage device is discharged to a DC voltage source, such that a voltage on said buck filter energy storage device is approximately equal to zero at a start of a half cycle.

12. The inverter circuit of claim 10, wherein said buck filter energy storage device comprises a capacitance device.

13. The inverter circuit of claim 12, wherein said capacitance device comprises a capacitor.

14. The inverter circuit of claim 7, wherein said at least one pair of switching devices is included in a full bridge circuit.

15. A method for driving a lamp, comprising:  
using an ignition network to ignite a lamp;  
using a buck filter network to drive the lamp after the lamp is ignited; and  
controlling at least one pair of switching devices to have a predetermined duty cycle,

wherein the at least one pair of switching devices are turned ON and OFF in accordance with a load voltage for several high frequency cycles at a beginning of a low frequency half cycle.


5 16. The method of claim 15, further comprising setting the predetermined duty cycle in accordance with a load voltage.

17. The method of claim 15, further comprising  
10 varying the predetermined duty cycle of the at least one pair of switching devices in accordance with a load voltage.

18. The method of claim 15, wherein said at least one pair of switching devices is turned ON and OFF for several  
15 high frequency cycles at a beginning of a low frequency half cycle to discharge an energy stored in a buck filter energy storage device of the buck filter network.

19. The method of claim 18, wherein the energy stored in the buck filter energy storage device is discharged to a  
20 DC voltage source, such that a voltage on the buck filter energy storage device is approximately equal to zero at a start of a half cycle.

*Fig. 1*






Fig.2A




Fig.2B




Fig.2C

3/12

Fig.3





Fig.4











*Fig.5A**Fig.5B*

Fig. 6







*Fig. 8*



*Fig.9*




9/12

*Fig. 10*


10/12

Fig. 11




UNAVAILABLE COPY

11/12

*Fig.12*

12/12

*Fig.13*



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**